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SUMMARY 
This report presents the concept and basic considerations for 
the design of a phase-lock servo system. The servo system is for 
use in ground stations which decode pulse-position modulation 
(PPM) signals from sounding rockets. The theoretical concept for 
a system, capable of producing clock pulses which remain in 
phase-lock with a signal transmitted from the rocket-borne telem- 
eter ,  is presented and analyzed (Section I) on the basis of the three 
definitive modes of deviation of the airborne clock. A mathemati- 
cal model for the coiicept is then presented and the constants for a 
physical system a re  applied to the model (Section II). Verification 
of the physical system by means of laboratory tests,  f irst  in terms 
of transient performance (Section 111), and then in terms of steady- 
state performance (Section IV) is next presented. Comparative 
conformity of performance between the theoretical concept, calcu- 
lated values from the mathematical model, and laboratory tests 
gives weight to the feasibility of the design. 
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A PHASE IJOCK SERVO SYSTEM" 
INTRODUCTION 
In a pulse-position modulation (PPM) system the information is contained 
in the separation resulting from the varying position in time of a data pulse with 
respect to an associated reference pulse fixed in time. The reference pulse is 
fixed in time by virtue of its recurrence in regular intervals. When the P P M  
system is a multi-channel one employing time sharing to define discrete chan- 
nels, the reference pulses recur in a fixed interval and, within a single frame 
of data, in a fixed number. A s  such the reference pulses serve as markers of 
the boundaries of the channels within the frame. 
In the sixteen-channel Y P M  telemetry system used by the Sounding Rocket 
Branch of Goddard Space Flight Center the signal transmitted from the rocket 
consists of a unique pulse train. Three closely-spaced pulses, called the 
triple pulse, serving to indicate the beginning of the sixteen-channel frame, are 
followed by sixteen data pulses containing sixteen separate kinds of informa- 
tion from the rocket. It is to be noted that the reference pulses are not trans- 
mitted. These must be derived in ground-station equipment from the triple 
pulse. The purpose of the Phase-Lock Servo System, o r  more simply, the 
Servo Clock, is to detect the received triple pulse, provide fifteen reference 
pulses between each Wple  pulse, and to space them so  as to coiiipe~a&t:, as 
well as possible, for any variations in the frequency or phase of the airborne 
clock. Since there must be sixteen reference pulses, the first reference pulse 
from the Servo Clock is made coincident with the first pulse of the received 
triple pulse. The Servo Clock also produces a frame pulse coincident with and 
identifying the first reference pulse. 
Reference pulses in the airborne or transmitting portion of the system are 
generated by an oscillator called the clock. The block diagram and waveforms 
of Figure 1 are descriptive of the airborne transmitting system. A reference 
pulse is generated, but not transmitted, by every cycle of the airborne clock. 
Binary division of the clock frequency by sixteen yields a square wave of the 
frame frequency. The fast negative-going edge of the frame waveform triggers 
the triple-pulse generator to produce the triple pulse, which is transmitted. 
The frame pulse o r  first reference pulse is not transmitted, but it is identified 
by its coincidence with the first pulse of the transmitted triple pulse as shown 
in the expanded view in Figure 1. 
*This  report w a s  submitted by John W. Fennel,  J r .  to the University of Maryland as partial fulfill- 
ment of the requirements for the degree of Master of Sc ience .  
1 
r 
2 
The spacing between the three pulses of the received triple pulse is con- 
stant. The third pulse of the triple pulse is designated the sample pulse and 
always occurs a fixed time, T microseconds, after the first pulse which is 
coincident with the frame pulse. Since direct frequency division of the airborne 
clock yields the frame pulse, any shift in the repetition rate of the received 
triple pulse indicates a shift in the frequency of the airborne clock. A primary 
function of the Servo Clock is to detect any changes in the repetition rate of the 
triple pulse and make adjustments so that reference pulses, generated in the 
Servo Clock, coincide with those of the airborne system. Frequency and phase 
lock between the Servo Clock and the airborne system is accomplished by means 
of the sample pulse. 
A block diagram of the system of the Servo Clock is given in Figure 2. The 
sample pulse is generated in a triple pulse detector in coincidence with the third 
pulse of the triple pulse. The sample pulse is applied from the detector to an 
error-sensing network the purpose of which is to produce, when necessary, a 
voltage which adjusts the frequency of a voltage-controlled oscillator (VCO) 
serving as the servo system clock. The output of the VCO is passed through 
two frequency-dividing networks, which convert it to the frame frequency, and 
back to the error-sensing network. This is the servo loop. The frame wave- 
form and next-incoming sample pulse are compared in the error-sensing net- 
work, and, i f  a pulse difference is detected, a correcting voltage is automatically 
applied to the VCO to bring the servo system clock back into step with the air- 
borne system clock. Between samples the e r ro r  voltage is constant. 
The normal frequency of the VCO was chosen to be eight times that of the 
airborne clock. Binary division of the normal frequency of the VCO by eight 
yields a square waveform at the reference-pulse frequency of the servo system 
clock; binary division of this frequency by sixteen yields a square waveform at 
the frame-pulse frequency of the servo system clock. These two waveforms 
are applied to two separate monostable multivibrators which provide reference- 
outputs and frame-pulse outputs from the Servo Clock for use in the ground 
station processing and recording equipments. 
Other systems, c Tcpnti ally phase-locked loops, have been designed to slave 
one clock to another, but all required initial manual adjustment of the system 
oscillator to achieve phase lock. In these systems, i f  the master clock frequency 
shifted abruptly, o r  i f  the transmitted signal dropped out, even for the shortest 
time, manual readjustment was necessary to relock the system, and, in the time 
required for readjustment, data losses resulted. 
The present servo sF tem achieves proper lock in a fraction of a second 
and is completely automatic. By the elimination of unnecessary data losses 
it provides a nieaiis for  a more effective telemetry system. 
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Figure 2. Basic Servo System 
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SECTION I 
THEORY OF OPERATION 
The following discussion develops theory indicating how the Servo Clock 
will apply self corrections. A list of symbols used is given on page 6 .  
Phase e r ro r  at sample pulse n, O n ,  is  defined as plus the time differ- 
ence between the previous sixteen cycles of the airborne clock and the previous 
sixteen cycles of the servo system's clock. More specifically, 
The second te rm sums the time required for sixteen cycles of the airborne 
clock; l / ( f  i ) B  is the period of the i ' th cycle. The third term does likewise 
for the servo system's clock. Since input information is available only at 
sampling instants, the system VCO will be controlled so  that it changes fre- 
quency only at the sampling instant, that i s ,  the voltage to the VCO will change 
only during sampling. This restriction is' reflected in Equation 1 as,  
PHASE ERROR 
- 
1 6  
i =  1 n -  1 - 
A hypothetical situation will now be assumed. The servo system is properly 
locked to an airborne system which has a clock frequency f, .  When properly 
locked, the phase e r ror ,  O n ,  is zero. Arbitrarily call a particular sample pulse 
(derived from the received triple pulse) sample zero. With no changes in either 
the airborne or the servo system, the phase e r ro r  will remain zero. Thus, 
8, = 0, o1 = 0. 
At sample one the airborne clock suddenly decreases frequency to f ,  - A f , 
which will result in a phase e r ro r  at sample two (since the Servo Clock has no 
way to sense this frequency shift until sample two, i t s  clock frequency continues 
5 
SYMBOLS 
( f i ) a  frequency of i ' th cycle of airborne clock 
( f L S  
frequency of servo system clock 
( f o ) a  
G 
normal frequency of airborne clock, 5 kHz 
transfer function of voltage controlled oscillator (VCO), 9.3 kHz/V 
K constant, .0071, Equal to Rt,/C, andC,/C, 
M slope of phase e r ror  detector, 32/6 V/+s 
S" magnitude of correction voltage applied to VCO between samples n 
and n + 1 
t o  duration of sample pulse, 2 microseconds 
T s s  period of servo system clock 
(Tn)a period of airborne clock cycles between samples n and n f 1 
(T,,)ss period of servo system clock cycles between samples n and n + 1 
(To),  normal period of airborne clock, 200 microseconds 
V 
C" 
output voltage of C - C, sample and hold network between samples n 
and n + 1 
V 
R" 
output voltage of R - C sample and hold network between samples n 
and n f 1 
A f  change in clock frequency 
AT change in clock period 
@$ magnitude of assumed phase e r ro r  
e n  phase e r ror  at sample 11 
steady state phase e r ror  s s  
T time between first pulse of triple pulse and sample pulse, 1 6 ~ s .  
6 
b 
at f ,  between samples one and t w ~ ) .  It is reasonable to zxume,  consider- 
ing specifications of the airborne system to be used, that A f  will always be less 
than 1/10 f o.  If To = 1/ f what period is associated with 1/ (f - A f ) ? More 
specifically , 
r 1 
To t AT = - 
But, 
Then, 
7 
In other words, a frequency decrease of A f  from some f,, i f  A f  .: 1/10 f , ,  
corresponds to a period increase of A f / f o 2 .  
A t  sample two, there will clearly be a phase e r ro r  i j 2 ,  where 
The first te rm is 16 cycles of the airborne clock between samples one and 
two. The second t e r m i s  16 cycles of the servo system's clock between samples 
one and two. At sample two t h e  VCO will shift frequency because of the phase 
e r ror ,  i? 2 .  The question is, what frequency should it assume between samples 
two and three, so that at sample three the phase e r ror  will be zero?  Jf' this is 
achieved, then at sample three the VCO will shift frequency again, so that its 
clock period is To + AT,  thus maintaining frequency and phase lock. 
Phase e r ror  at sample three, 0 3 ,  is 
83 :- O 2  t [16 (To + AT)a - 16 (Tx)ss] 
2 
When 
and, i f  subscripts a r e  dropped so that (To),  (To), T o ,  then, (Tx)ss To f 2AT. 
This result, illustrated in Figure 3 ,  means that to remove the phase e r ro r  result- 
ing from the frequency shift at sample one by sample three, the Servo must alter 
its clock period by twice the apparent input clock period shift between samples 
two and three. At sample three, the Servo will shift frequency again, to a clock 
period of To t AT, remaining in both phase and frequency lock. 
Numerical Example 
A numerical example will  illustrate the usefulness of this result. Again, 
suppose d, = 0, with T, z- 200 microseconds. A t  sample one, a frequency shift 
in the airborne clock causes the period to change by AT = 2 microseconds. 
Since the system will always be operating at approximately a constant frequency, 
phase error  will be expressed in microseconds and not radians. At  sample two, 
8 
C 
0 .- 
9 
the resulting phase e r ror ,  @ i s ,  
ti, 0 + [16(200 t 2 ) ,  - 16(200)s s ]  = 3232 - 3200 1 
0, + 32mic rosccon t l s .  
d ,  - - d, f b 6 ( T 0  +AT),-  16(T0 + 2AT)ss] 
? 
32 + 16( 200 t 2):] - 16( 200 + 2 x 2)  s s  -' 32  + 3232 - 3264 u3 
0 ,  0 m i c r o s e c o n d s  
6, 16(T,  +AT)a - 16(T0 + AT),s 0 . 
In the above ideal situation, the e r ror  begins to accumulate at sample one. 
At sample two it is detected by the servo system and the system reacts, altering 
its clock period by 2AT. At sample three the phase e r ro r  is again zero, half 
the correction is removed so as lo continue with a clock period of To f AT. 
FREQUENCY ERROR 
A similar result can be obtained on a frequency basis. Consider the follow- 
ing similar situation: 
Immediately after sample one is taken, the airborne clock frequency shifts by Af  . 
10 
Requiring that (i3 = 0, 
Dropping the airborne and servo system subscripts, 
0 = f ,  f x  - f x  ( f , + A f )  + f x  f ,  - f , ( f ,  t A f )  
f x 
Using the restriction that A f  <1/10 f,, 
f x  = f ,  [ 1 + - 2;f] - f ,  t 20f 
f x  = f ,  + 2Af . 
This result is analogous to T x  = To + 2AT. 
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THEORETICAL SYSTEM 
Figure 4 represents a system that will function as required. The frame 
waveform from the VCO (corresponding to sixteen cycles of the servo system's 
clock) is interrogated by the sample pulse in the phase e r ro r  detector. The 
resulting output voltage, present only during the sampling instant, can be ex- 
pressed a s ,  VI, = MO,,, where M, to be expressed in volts per microsecond, is a 
constant. 
Two independent sample and hold circuits sample VI, at the sampling instants 
and hold the result until the next sample. It is the holding characteristic of these 
two circuits which allows the VCO frequency to change only during sampling in- 
stants. A constant K appears in both circuits; it is a ratio of voltage division. 
Continuous output voltages vI1 and vn are added, inverted (multiplication by 
minus one) and the result, ?3n, drives the VCO. The VCO output is divided by 
8, resulting in the system clock. The gain of theVCO is G hertz/volt, The VCO 
is externally biased so that with SI, = 0 ,  the system clock period i s  To. To 
completely describe the feedback loop, it is necessary to describe the shift in 
system clock period accompanying a frequency shift of the VCO. The gain of 
the VCO referenced to the clock frequency is G. A shift in clock frequency 
referenced to the VCO frequency may be expressed as Af = -SI, (C/8) hertz. 
The shift in clock period accompanying a shift in clock frequency is AT. From 
an earlier result, 
C 
-Af 
AT = - ,  
f,2 
or  assuming 
1 
f o  ' 
To -- - 
1 2  
I -  
I1 
8 
C 
7- 
t" 
L 1 
13 
Finally, the clock period of the servo system can be expressed as 
Hypothetical Examples: Cases I, 11, and I11 
It is useful to solve for C in terms of the other system parameters. This 
can be done by assuming again a hypothetical problem. Initially, assume H ,  = 0 
and both clocks have periods of To. At sample one the airborne clock frequency 
shifts resulting in a new period To + AT. 
eo = 0 
, 
I 3 ,  0 + [16 (To + AT)a - 16 (To)bJ 1 16LT 
V ,  16ATM 
V, 1 6 A X  
C 
s, = 3mTMK, -s, = -3mTlvlK 
CSTo2 
(T,),, - To + 8 (from Equation 4.) 
14 
The requirement is bi, = 0. The gain C can now be determined. 
This example will be carried further to illustrate the final result of the 
problem. 
d 3  0 
v, = 0 
v, = v , + o  = 16A’lIK 
R R 
V, f M K ( U 3  - 0 , )  = 16ATMK f hlK 0 - 16ATM) 
vc3 C 
S, 16ATMK 
4 (T,),, = To f AT . 
So, after sample three, both clocks have a period of To f AT and B,, = 0. This 
example is summarized as Case I on page 16. Key values at each sample are 
presented in Table 1. 
15 
Table 1 
Example 1: T:, Shifts at n = 1, T s s  Shifts at n = 
Sample 
n ti n VI1 
0 0 0 
v V S n  R ” C” 
0 0 0 
I 1 l o  1 0  I o  
2 
3 
4 
I O  
16AT 16WT 16KMAT 1 6 M T  32KAT 
0 0 16KM4T 0 16KtvI‘lT 
0 0 1 6 W T  0 16KMAT 
I o  
2 andn = 3.  
---l--- 
To +AT 1 To +AT 
Case I - The period of the airborne clock shifts from To to To f AT at sample 
one. The system equations are defined as follows: 
J 
S 
1 T +- - .  
o 16KM 
16 
By use of the system model of Figure 4 i t  is of interest to determine 
transient response in two other situations. Case 11, summarized on pages 17 
and 18 and in  Table 2, shows the transient response when the airborne clock 
shifts period from To to To +- AT eight cycles after sample one is taken; that is, 
the shift occurs midway in frame number one. Here, only half as much phase 
e r ro r  is detected at sample two. Compared to Case 1, the system requires 
one extra sample to achieve phase lock. 
{ample 
n 
0 
1 
2 
3 
4 
5 
In Case III, summarized on pages 1 9  and 20 and’in Table 3,  the frequency 
and period of the airborne clock remain constant. Assume a counting e r ro r  
occurs in the airborne system so that triple pulse number one (the sample 
command) occurs at the wrong time, resulting in a phase e r ro r  of Ad. After 
sample one, the airborne clock continues with period To. The table shows that 
proper lock i s  obtained by sample three. 
H V I 1  V R” V C” SI1 (TI, )a (TI1) s s 
0 0 0 0 0 TO To 
0 0 0 0 0 To +AT To 
8AT 8MbT 8KMnT 8KMAT 16KMLzT To +AT To t A T  
3 
8AT 8MAT 1 6 M T  8 W T  2 4 W T  To t A T  To t 3 A T  
0 0 1 6 W T  0 16KMAT To +AT To +AT 
0 0 16KMnT 0 1 6 W T  To +AT To +AT 
From the results of the three cases illustrated, i t  i s  concluded that proper 
lock will occur within a few cycles after a phase or  frequency error .  Further- 
more, system operation is completely automatic, certainly an improvement 
over previous systems. 
Tab1,e 2 
Example 2: Ta Shifts from To to To + AT Eight Cycles after II = 1; 
T s s  Shifts at n = 2, 3 ,  4. 
Case I1 - The period of the airborne clock shifts from To to To + AT eight cycles 
after sample one is taken. 
d o  0 
17 
Case I1 (Continued) 
d l  - 0 
H, b T o  + 8 (To + AT)a - 16 (To)ss] 8AT 
0 + 8 W T ,  v, 0 + 8KMnT, S, 1 6 W T  3 C V,  8MT,  
= T,, t AT s2 16KtvlbT = To ’ 16KM ’ To ’ 16KM 
( u ,  = 8;1T) 4 [16(T0 - 1 6 ( T + A T ) s J  2 
8AT) 
8AT, V, = 8MAT 
- (i, -- 8KMT) i- 8 M T  
8AT-8AT) ~ 8KhiliIT 
S, = 2 4 W T  
24Kh43T ~ .. To t 2- 3 AT 
To + 16JSM 
‘ 3  
+ [16 (To t AT)a - 16 (To $- 2 A?,] 3 = 0 
v, = 0 
0 
S, - 1 6 W T  
18 
Table 3 
Sample 
n 8" 'n V R" V C" sn (Tn )a 
0 0 0 0 0 0 TO 
w mtl w 2 w  To 
0 -mo - MKm TO 
3 0 0 0 0 0 TO 
1 .!w 
2 -Ad -MA8 
___ 
Example 3: Airborne Counting Error  Results in Phase Error  M; 
T s s  Initially T, To; T s s  Shifts at n = 1 and Shifts Back at n = 3. 
(T")S s 
To 
ns 
A6 
To + 8 
To -16 
Case 111 - An er ror  occurs in the hinary division of the airborne Clock, resulting 
in a phase e r ror  at sample one of "ii'. The airborne clock frequency does not 
change. 
L' 0 - 0  
= r n B ,  s2 = 2KM@6 
Rv1 = C' 
= -Ad l.3, 
19 
Case I11 (Continued) 
s, = -w 
11, ~ 0 
v, 0 
s, ~ 0 
20 
SECTION 11 
REALIZATION O F  SYSTEM 
Physical realization of circuits used to replace the ideal mathematical sub- 
systems of the Servo Clock will now be considered. In many cases, in order to 
introduce simplifying approximations, numerical values will be used. 
THE PHASE ERROR DETECTOR 
The phase e r ror  detector will be considered first. As given in the system 
block diagram, Figure 4, the detector's equations a re ,  
(Equation 2, page 5) and, 
(As defined, page 12.) The output o€ this e r ror  detector, Vn, is sampled by the 
two subsequent networks only at tjmes n ,  a s  specified by the third pulse of the 
triple pulse. Therefore, it is necessary for VI, to be present only during 
sampling instants. A s  previously mentioned, the sample pulse occurs T micro- 
seconds after the airborneframe begins. Sixteen cycles of the servo system clock, 
(16T) s, are provided by binary division. Sixteen cycles of the airborne clock, 
a r e  provided by the sample pulse. 
21 
The sample pulse occurs T = 16 microseconds after the beginning of an 
airborne frame. In consideration of this fact, it is convenient to s tar t  a h e a r  
sweep voltage from -3 volts to +3 volts of slope M, with the servo system frame. 
The voltage of the sweep, v (  t ), can be described as follows: 
V( t ) = -3 + Mt volts. 
M is determined when it is required that v( t ) = 0: 
v( t )  = 0 = -3 + Mt volts, o r  Mt = 3 ,  and when 
t = T = 16 microseconds, 
M = 3/16 volts/microsecond. 
With this slope, i f  the sample pulse occurs 16 microseconds after the servo 
frame begins, zero volts a r e  sampled, which means that no phase e r ro r  occurred. 
This indicates that the servo frame and the airborne frame started at the same 
time. If, however, the phase e r ro r  is greater than 16 microseconds, the output 
voltage magnitude is limited to 3 volts. This limitation will affect transient 
performance. The output at sampling instants n can be expressed as: 
V,, = MM for u < T 
VI, = +3 volts for H > T 
Vn = -3 volts for 0 < -T . (9) 
Figure 5 illustrates the linear sweep and associated waveforms in a locked and 
a typical unlocked condition. 
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SERVO 
FRAME 
+ 3 q / r  * 
-3 
t = O  2 T  t 
V, = Md, 
. 
c 
PROPERLY LOCKED (ZERO PHASE ERROR) 
I 
I l l  
RECEIVED 
TRIPLE PULSE - r 
I I 
1 
t = 0 WHEN SAMPLED 
NOT LOCKED (TYPICAL) 
AI R B O R ~ I  7 1  
FRAME I 
I R EC El V ED 
TRIPLE PULSE -e r 
I 
I 
I 
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Figure 5. Phase Error Detector 
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THE FIRST SAMPLE AND HOLD NETWORK 
The first sample and hold network of the Servo Clock should satisfy the 
following equation: 
V = 2 KVn . 
R" 
(Where K is as defined on page 12.) Output in is held constant between sampling 
instants. To approximate Equation 10 a simple R - C circuit, as shown in  Figure 
6,  is used. Assume C i s  initially charged to V i .  The voltage on C at time t due 
to a step input of magnitude E, at t = 0 can be represented as 
v ( t )  ~- E ,  + (v i  - E , )  (11) 
It is convenient to let to be the width of the sample pulse, If the input voltage, 
E , ,  is applied through a ser ies  switch closed only during the sampling time, a 
sample and hold circuit is created. Circuit operation is illustrated in Figure 6. 
Equation 10 can be rewritten using infinite series expansion for exponential 
terms. 
By introducing the restriction that K = t o / R c  <<  1, the following simplifications 
can be made: 
"(t, ,) = KE, + vi  . 
Equation 13 is similar to Equation 10. 
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SWITCH CLOSED 
Vn ~ ( ~ 1  FOR to INTERVALS 
/ 
II t 
I I  
I I  
II 
II 
II 
-1 to (SAMPLE PULSE n ) 
Figlire 6. Sample and  Hold V - KVn R" - 
ri 
This approximation is valid only when considering transient conditions. 
After  a certain number of samples, nt, /Rc will not be less than one. 
Recall the results of the transient analysis using the ideal model of the 
previous section. In all cases, the final Vr, was zero. This desirable charac- 
terist ic was due to the summation of correction voltage as  specified by Equa- 
tion 10. However, Equation 13 does not exhibit this property. For v(  t ) to 
maintain a constant value, E, must be greater than zero. This result can be 
generalized for the entire system. When the Servo Clock corrects for an 
airborne clock frequency shift a phasc e r ror ,  to rnaintain some input voltage V,,, 
will result. The magnitude of the phase e r ror  will be determined later under 
steady state performance. 
To illustrate the similarity of Equations 13 and 10, consider initially that 
Vi = 0 and that the input consists of two samples of magnitude E. Equation 10  
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will have as a result, 8 2  = 2KE. Equation 13 has a result v (2t o )  = KE -1 KE. 
Rewritten in terms of samples, Equation 13 is: 
Again, this is valid only during transient conditions, 
THE SECOND SAMPLE AND HOLD NETWORK 
A capacitor voltage divider network can be shown to approximate the sample 
and hold circuit producing F,, . Refer to Figure 7. The input voltctge, V I , ,  is ap- 
plied through a ser ies  switch similar to that of the R -- C network. The switch 
allows the input voltage, E , ,  always to be considered a step voltage. In addition 
opening the switch holds the output voltage, E,. Consider the circuit with initial 
voltages El i  and E,i on C, and C, respectively. A loop equation for  the circuit 
is 
The output, E, ( s ) ,  can be written as, 
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r, 
Figure 7. Sample and Hold V = V 1- K(V, - Vn-l) c n  cn-1 
Since E, ( s )  will always appear as a step voltage, E, ( s )  E, / s .  Finally, 
Let K = C,/(C, +C,), then, 
L J 
If, initially, before any samples are taken, E l i  
samples, E,i KE,;. Then 
E = 0, then in all subsequent 
(16) 
- KEli - E ,  i ]  
E, ( s )  :- S 
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Making the restriction that C, >> C , ,  K A C,/C,; K << 1. Introducing this ap- 
proximation into Equation 16 yields , 
Realizing that the output voltage will be a step function, the Laplace notation will 
be dropped. Initial voltage, E, i ,  can be considered the result of the previous 
sample. If the input and output carry subscript n, then the initial condition car- 
ries subscript n - 1. Equation 17 can be rewritten as 
This is similar 
COMBINATION 
to the sample and hold circuit, 
O F  THE TWO SAMPLE AND HOLD NETWORKS 
The next component of the block diagram to consider is addition of V to 
C ‘I xIl . Any one of many circuits could perform the desired operation. However, 
in the interest of overall system simplicity this circuit was omitted. Instead, 
the two sample and hold circuits were  combined in a manner which approxi- 
mates the required summation. Figure 8 shows the circuits previously de- 
scribed to produce V 
SI1, where SI, V -t V is also shown. 
C” R” 
and & . The combination circuit used to approximate 
C” 
The transfer function of the combination circuit is 
1 + R C l S  
H ( s )  1 +R(C, + C , )  s ’ 
Since the input will always appear as a step function, E, ( s )  = E/s, 
E l + R C ,  s 
S [I + R ( C ,  +C,) 
- 
E&) - 
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C, v R 
I 
Vn 
I 
li 
c2 >>c 
Figure 8. Combination Sample and Hold 
29 
Partial fraction expansion gives 
Ec, 
L - t / R ( C 1 + C 2 )  
E 2 ( t )  ' E - Cl + c2 e 
Evaluating E, after one sample (duration t o  ) gives, 
- t o / R ( C I + C 2 )  
E2 ( t o )  E - c, 'tC, e 
Expanding the above into a series gives 
Making the assumption that to/R(C,  + C2) %:< 1, as previously made in  the sec- 
tion on &, , yields 
Again requiring that C, >> C,, the previous equation becomes 
c 
0 
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The first term is that derived in Figure 7.  The second te rm is the same as 
that of Figure 6 with no initial conditions. So, it is seen that the combination 
network of Figure 8 gives results s imi la r  to the sum of the R - C and C - C net- 
works. The advantage to the combination network is the elimination of an active 
summation device. 
The original equations of the sampling networks will now be combined to 
include initial conditions, Equation 14 i s ,  
V KVr, f 4;"- . R" 
Equation 18 is rewritten with the input voltage labeled VI1 and V is sub- 
C" stituted for E,,, . 
v -  
C" V n -  13 . 
Because of the summation implied by Equation 19,  i t  is concluded that the out- 
put for transient conditions of the  combination sampling network is Equation 14 
plus Equation 20, and is called SI,. 
THE AMPLIFIER, VOLTAGE-CONTROLLED OSCILLATOR, AND 
FREQUENCY-DIVIDING NETWORKS 
The amplifier shown in the block diagram is a direct current amplifier with 
an adjustable output voltage level. This characteristic is necessary so that the 
VCO can be biased to the normal free-running frequency. Amplifier gain is de- 
termined by internal resistors.  Since the amplifier is required to amplify step 
functions, its rise time must be much less than the normal clock period so that 
system performance is not hampered. 
The VCO selected has a gain, G , of 
G = 9.3 x lo3 hertz/volt = 9.3 kilohertz/volt. 
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Binary frequency division of the VCO output is accomplished with bistable 
multivibrators. They are pre-set by each sample pulse SO that the counting 
of 16 cycles of the servo system's clock begins with a zero count. 
Numerical values for system parameters can now be selected. The VCO's 
relation to the system is expressed by Equation 5, 
1 
2KM T:
G z  (5) 
Equation 8 gives the value of M as 3V/16ps. The value of To, the normal clock 
period of the airborne telemetry unit, is 200 microseconds, corresponding to a 
frequency of 5 kilohertz. Substitution into the above equation yields a value 
for K: 
- 0 .0071.  
1 - - 1 
XM T: 2( 9 . 3  x lo3) (3/16 x lo6)  (200 x 10-6)2 K =  
From Figure 6, 
Arbitrarily choose C2 = .Oli*F, then C, = 71pF. Let the sample time, t , equal 
2 microseconds. Now, a value for R can be determined: 
2 x  s 
= 2 8 . 1  K ohms 
t 0  - t o  ~ - -  
KC2 c, - 7 1  x F R =  
A system diagram is given in Figure 9. 
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SECTION III 
VERIFICATION OF TRANSIENT PERFORMANCE 
In this section, transient performance characteristics of the Servo Clock 
will be verified. Calculations will be made to determine system response under 
two conditions, correcting for a frequency e r ro r  and correcting for a phase 
error. Then measurements will be made and compared to the calculated re- 
sults. The results will also be compared to Cases I and III. (See Tables 1 and 
3.) 
TRANSIENT PERFORMANCE WITH A FREQUENCY ERROR 
Error  Assumption and Calculation 
The response of an ideal servo system to a frequency e r ro r  of the airborne 
clock was examined in Case I. Response of the actual system to a frequency 
e r ro r  will now be considered. First, a frequency error will be assumed, and 
the response will be calculated using the various parameters of the system; 
then, the same situation will be simulated with the physical system, and the 
results compared to those calculated, 
Initially assume that 8, = 0, V, = 0,  So = 0 and that the clock frequency of 
the servo is equal to that of the airborne unit, T s s  = Ta = l/5000 second. At 
sample one assume that the airborne clock frequency increases by 20 hertz, 
from 5000 to 5020 hertz. At sample two a phase e r ro r  will appear; i t  can be 
calculated from Equation 6 .  
@, ( 8 ,  0) + k6(&) - l6(&)], seconds 
- 6, - -13 microsecmds . 
From Equation 9, 
Equations 14 and 18a give V and V,  as, R2 C 
= V 2 K  + V = KV, = ( .0071)  x ( - 2 . 4 4 ) V  -17 .3  millivolts 
:2 R' 
V 
= z1 + (s) * ( . 0 0 7 1 )  ( - 1 3 1 ~ s ) ~  = - 1 7 . 3  millivolts . 
z 2  
Then, 
S, V, -t V -34.6 millivolts . 
R C2 
From Equation 4, the new period of the servo is, 
9 . 3 x  1 0 ~ ~ ~ ( - 3 4 . 6 ) ~ 4 ~  io-*  
seconds 
8 1 
(T2)ss  198. 4 microseconds 
At sample three the phase error is, 
8, = -13 x t [16(&) - 1 6 ( 1 9 8 . 4  x seconds 1 
0,  ( -13 + 13)ps 0 microseconds. 
Then 
v, = 0 volts . 
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Equations 14 and 18a give V and V, as, 
R 3  C 
and 
$3 = $ 2  + K P , ,  - V I , -  1) = v C2 
The resultant voltage S ,  i s ,  
101 t 
S ,  17.3 millivolts . 
This value of S, is necessary to maintain frequency lock. 
The value of V, = 0 is not valid under steady state conditions, as will be 
pointed out i n  the next section. The final value of V n w i l l  equal S , .  A s  the 
system approaches steady state performance, the value of SI, will remain close 
to S ,  while V, approaches S, .  
Physical Verification 
Verification of the transient performance of the physical system in response 
to a frequency e r ro r  w a s  accomplished by the following test: The system was 
allowed to lock with a telemetry simulator with a clock frequency of 5000 hertz. 
At  a particular sample, which may be designated sample one, the simulator 
clock frequency was  changed to 5020 hertz, At sample two, the servo detected 
an e r ro r  and reacted. To observe transient system performance, the voltage 
Sn was recorded on an oscillograph picture. 
In the oscillograph picture in Figure 10, the voltage at sample two, S2,  goes 
negative approximately 35 millivolt or two units. At sample three, S ,  changes 
to -17 millivolt or one unit. At sample four, S, remains about one unit negative. 
When the above changes in the physical system are compared with those of the 
ideal system of Case I (Table l), performance of the two systems is seen to be 
identical, 
0 '  
e 
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SYSTEM RESPONSE WITH A FREQUENCY ERROR 
17 MVOLT 
34 MVOLT 
c 
OSCl LLOSCOPE PICTURE OF Sn . 
I N C O M I N G  FREQUENCY SHIFTED 
FROM 5000 Hz TO 5020 Hr. 
PRIOR TO ERROR THE SYSTEM WAS 6t t  PROPERLY LOCKED 
CA L C U LAT ED R E S P 0 N S E 
cv m 
I 
v, 
Figure 10. Transient Response  with a Frequency Error 
TRANSIENT PERFORMANCE WITH A PHASE ERROR 
In contrast with the response of the ideal system, in which any phase e r ro r  
causes the same kind of correction, response of the actual system to a phase 
e r ro r  must be considered in terms of the conditions of Equation 9. A small 
phase e r ror ,  0 <T, will be considered f i rs t ,  followed by the remaining two kinds 
of phase e r ro r  both of magnitudes greater than T. In the first of these, the phase 
e r ro r ,  t, > T, occurs later than the normal time of occurrence of the sampling 
interval, and, in the second, the error,  0 < -T, occurs in advance of it. 
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AssumrJtion of a Phase Error ,  H c T 
In this first example of phase e r ro r  response a small e r ro r  of 1 2  micro- 
seconds is assumed, the various values of circuit response are calculated, and 
the calculated values are then compared with values obtained from physical 
system tests. 
Assume 6, = 0, V, = 0, So = 0 and the clock frequency of the servo is 
equal to that of the airborne unit, 
Let d = 1 2  microseconds. From Equation 9, 
6V 
V ,  = MU 3 2 ~ s  12P-' 
9 v, I- 7 volts 
Equation 19 gives S , ,  
volts 3 2 x  t- SI = lX io -8  2 . 8 ~  io4 
S ,  I 2 . 2 5 ( 7 . 1 + 7 . 1 4 )  x low3 = (2.25)(14.24) x 1 0 - 3 ~ ~ l t ~  
S, = 3 2 . 2  1 0 - ~  volts . 
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Equation 4 gives the new period of the servo as 
9 . 3 ~  1 0 3 x 3 2 . 1 x  1 0 - 3 x 4 x  
seconds 
8 1 = [,ox 1 0 - 6  -t 
(200 x -t 1.49 x seconds 
(TI ) s  s 201.5 microseconds . 
From Equation 6 the phase error at sample two is 
8, = [dl -t [,6(200x - 16(201 .5x  lo-')];] seconds 
( 1 2  -t 3200 - 3224) microseconds 
0,  -12 microseconds . 
v, -: -9,/4 volts . 
Equations 14 and 18a give V and V, as ,  R2 C 
where V = V, + O  (.0071) ( 2 . 2 5 )  1 6 x  volts, R' V = V,K+V , 
9 
R2 R' 
R 2  
V -7(.0071)V + 16 x E ( -16-116)mV 0 v o l t s  , 
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1 6 = [16 x low3 - 24 32 (.0071) (16 - 32) millivolts 
= -16 millivolts 
8 2  
~- S ,  -- -16 millivolts. 
9 . 3 ~  103x 16x 1O-,x4x 
8 seconds 
-_____ (T2) , ,  - 200 x - -
(TJS s (199.3 x 10- ') seconds 
0,  (--12 f 3200 - 16( 199.3)) microseconds 
- 1 2  f 3200 - 3188.2 0 microseconds 
d, 0 microseconds 
v, ~ 0 volts 
s, = 0 volts 
(T3),, = (200 x seconds . 
Thus, at sample three the system has completely corrected for the phase 
error .  
Verification of a Phase Error ,  CI <: T 
Simulation of the above phase e r ror  was accomplished with the test setup 
shown in the block diagram at the top of Figure 11. A square-wave generator, 
PULSE SERVO 
SQUARE WAVE 
GENERATOR ADJUSTABLE 
312.5 Hz DELAY - D 
I I WAVE I I 
I I I 
I ADD I 
- 
t 
Figure 11 .  Phase Error Simulation 
operating at the normal frame frequency of 312.5 hertz (5000 hertz/l6 = 312.5 
hertz), was used to drive a triple-pulse generator specially-constructed for the 
test  to produce only the triple-pulse waveform (since the absence or prcsence 
of data pulses has no effect on the operation of the servo system). The output 
of the triple-pulse generator was applied directly to one position of a two-position 
switch, and through a 12-microsecond delay network, to the other position of 
the switch. The transfer connection of the switch was connected as the input to 
the Servo Clock. An oscillograph was then connected to record the voltage ap- 
plied to the VCO. With this connection the oscillograph recorded variations of 
the voltage, Sn, before, during, and after adjustment to a phase e r ror  of 8 = 12 
microseconds, that i s ,  before and after operation of the switch. The waveforms 
of Figure 11 illustrate these variations. 
The resulting oscillograph waveform and waveforms depicting variations in 
the calculated values of Sn and Vn are  presented in Figure 12. The oscillogram 
values of Sn are seen to be in close agreement with the calculated values. 
Similarity of performance between the physical system and the ideal system of 
Case III is evidenced by the fact that the recorded voltage Sn goes positive two 
units, then negative one unit, as does the ideal voltage Sn in Table 3. 
Assumption and Verification of Phase Error  Magnitudes, 8 > T 
The second and third equations of Equation 9 deal with a phase e r ro r  greater 
than T in magnitude. The second equation is for a phase e r ror  greater than T but 
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A 12pSEC PHASE ERROR WAS 
INTRODUCED INTO SYSTEM. 
PRIOR TO ERROR, SYSTEM WAS 
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3 MSEC/DIV 
32MV I 
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-16 MV 
SAMPLE 2 -1 
- 3v 
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Figure 12. Response with 12 pSec Phase Error 
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less  than half the frame period. The third equation is for a phase e r ro r  less 
than minus T but greater than minus half of the frame period. The two con- 
ditions a r e  illustrated in Figure 13, 
First to be considered in detail is, Vn = +3V for B > T,  the first illustration 
in Figure 13. When sample two occurs, a value of +3 volts is read. This sample 
alone will have supplied a correction of only 32 microseconds when the next 
sample is taken. Note: In the previous example of a 12 microsecond phase er- 
ro r ,  the 9/4 volt sample resulted in a correction of 24 microseconds; 
a 
If the phase e r ror  is about one thousand microseconds, many samples would be 
needed before proper phase lock. However, when a sample is taken, all binary 
counters, except the first, a re  reset  to the zero state, which reduces phase 
e r ro r  to less than 50 microseconds, the normal period of the first  counter. The 
phase shift due to the 3-volt sample will reduce phase e r ror  at the next sample 
by 32 microseconds, so that this sample occurs on the linear sweep. A s  verified 
by the previous example, only two more samples a r e  required for complete 
phase lock. When the sampled value is +3 volt, a new sweep does not occur 
since the flip-flop driving the linear sweep generator is already in the reset  
condition. 
The first photograph in Figure 14  is actual system operation when a +3 volt 
e r ro r  is received. The top trace is that of the triple pulse. The bottom trace 
shows the linear sweep, going from -3 volts to +3 volts, In the frame before 
this picture was taken, the system was properly locked. A delay was introduced 
so the next triple pulse would be late, and the +3 volt sample was taken. At  the 
next sample the system is again apparently in the locked condition (resolution 
is not great enough to show a phase error  of up to 50 microseconds, which 
probably exists). 
Next to be considered is a phase e r ro r  resulting in a sample value of -3 volts, 
the last of Equation 9. This is the second. illustration of Figure 13. Here, the 
sample pulse occurs early. All  counters except the f i rs t  a r e  reset  and the 
linear sweep occurs. When the next sample is taken, the previous reset  plus 
the correction, due to the -3 volt sample, reduces the phase e r ror  to less than 
18 microseconds. This sample occurs on the linear sweep. Only two more 
samples a r e  required for complete phase lock. 
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PHASE ERROR > T( 1600 ps > 6 > T ) 
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+3v 
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\ b t WITHOUT COU NT ERS 
RESET RESET 
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IN A N  ERROR VOLTAGE OF +3V. ALL COUNTERS 
EXCEPT FIRST ARE RESET; BY SAMeLE - 3 SYSTEM 
I S  ALMOST IN SYNC. WITHOUT RESET, A LARGE 
PHASE ERROR WOULD STILL EXIST. 
PHASE ERROR <-T (1600 p s < O < - T )  
f----. 
4 16T, -SAMPLE - 16To- PULSE I 2 3 
I 
COUNTERS 
RES ET 
WITHOUT 
RESET 
SAMPLE PULSE - 3 OCCURS TOO EARLY, 
RESULTING IN A N  ERROR VOLTAGE OF -3V 
Figure 13. Phase Error with Magnitude > 7 
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1 MSEC/DIV 
c 
SAMPLE - 1 OCCURS TOO LATE, 
RESULTING IN A +3V READING. 
BECAUSE OF RESET, BY SAMPLE - 2, 
SYSTEM HAS ALMOST ACHl EVED 
LOCK. 
1 MSEC/DIV 
SAMPLE - 2 OCCURS TOO EARLY. A 
READING OF -3V IS TAKEN A N D  THE 
RESET OPERATION CAUSES SWEEP TO 
ALMOST ACHl EVED LOCK. 
OCCUR, BY SAMPLE - 3 SYSTEM HAS 
Figure 14. Operation with a Phase Error of Magnitude > T 
The second photograph of Figure 14 illustrates system operation. The top 
t race shows the triple pulses and the bottom trace is the linear sweep. At the 
first and preceding triple pulses, the system is properly locked. Triple pulse 
two occurs early, a sample of -3 volts is taken and the linear sweep occurs be- 
cause of the reset action. At  the third and fourth triple pulses, the system is 
approaching lock. 
. 
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SECTION IV 
STEADY STATE PERFORMANCE 
The approximations used in the transient analysis portion of this paper were, 
in most cases, dependent upon sampling time being much less than the circuit 
time constants. Equation 12  uses, for example, the approximation that 
0071 << 1 . 
Consider this relationship after a number of samples. It is, 
After about fifteen samples this relationship is not valid. In order to study 
steady state performance, the original transfer function of the sampling network 
must be examined. It i s ,  
H ( s )  1 t R ( C ,  + C 2 )  s ’ 
The input is considered a step function, E l / s .  Solving for the output, 
Using the final value theorem, 
E, ( t )  
a 
”[ 1 +RC,  s 
s 1 + R ( C ,  + C 2 )  
. 
l i m s E ,  ( s )  = E, e 
s- 0 
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In other words, if a non-zero value of Sn is required from the sampling network, 
a non-zero input, Vn  , is required. 
In terms of actual system operation, this means that under certain condi- 
tions there will be a steady state actuating e r ror .  In particular, when the ideal 
system model corrected for an e r ror  in frequency, the integrating network 
provided the voltage necessary to achieve a permanent frequency change in the 
VCO. There was no steady state phase e r ror  since the required value of VI, was 
zero, In Table 1, note that at sample four V, is zero while S, is not zero. How- 
ever, when the physical system corrects for a frequency e r ro r ,  a VI, other than 
zero will be required. In fact, the value of VI1 required will he equal to the re- 
quired value of Sn to achieve the necessary frequency change. To produce a 
non zero VI1, under steady state conditions, a phase e r ror  is required. 
Case 111 is that of correcting for a phase shift between the airborne system 
and the servo system. Since no permanent frequency change resulted, i t  is 
entirely a transient problem. It has been shown that physical system operation 
is identical to ideal system operation in this case. 
System performance in  Case I under steady state conditions will now be 
considered in detail. 
THEORETICAL STEADY STATE PERFORMANCE 
In Case I of the ideal model, it was initially assumed that both the airborne 
and servo system had a clock frequency of F, = l /To ,  and were  in phase lock. 
The airborne clock changed frequency, and the servo followed, with the final 
result  that no phase e r ro r  resulted. If similar input conditions were applied to 
the actual servo system, the transient performance would be similar to the ideal. 
However, the steady state performance differs in a significant manner. In order 
for the physical system to correct for a clock frequency shift, a steady state 
phase actuating e r ro r  results. 
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The ideal model had for an equation, 
V KV,, 
R" 
This is essentially an integrating relationship which can produce a constant value 
for z,, when the input, VI,, equals zero. If the value of i t s  input samples are 
equal to V volts, the R -  C network used to approximate this equation has a final 
value of V volts, This allows calculation of the steady state phase actuating 
e r ror  necessary to correct for a constant frequency error .  
Suppose the airborne clock deviates from its normal value, f o ,  by a value 
A f .  To produce steady state servo system clock frequency correction of A f ,  a 
steady state correction voltage of S s s  must be applied to the VCO. The relation 
between A f  and the required input voltage i s ,  Af  - GSss/8. Since, under steady 
state conditions, the output voltage of the R - C network equals the input, the 
voltage S s s  i s  equal to that sampled on the linear sweep; S,, = V n .  The voltage 
sampled, V,,, i s  related to the phase e r ror  by Equation 9, 
3 - Vn Md,, = 16 i: volts/microsecond 
Assume that the resulting phase e r ror  will be less  than 16 microseconds (T = 16 
p s ) .  Solving for the resultant steady state phase e r ror ,  
8 A f  - o =  - -- 
t, .0046 microseconds/hertz , 
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For example, if lwder steady state conditions E 100 hertz itifferelice exists be- 
tween the free-running clock frequency of the servo system and the airborne 
clock, a steady state phase discrepancy of .46 microsecond will be present. 
It is interesting to note that the transient and steady state performance a r e  
independent. That is, a VCO with a higher gain could be used in the system to 
improve steady state performance without influencing transient performance. 
The values for R ,  C,, and C, would be changed to reflect the increased gain, 
thus maintaining transient performance, 
VERIFICATION OF STEADY STATE PERFORMANCE 
The following test was made to verify Case I steady state performance of 
the Servo Clock. A telemetry simulator with an adjustable clock frequency was 
used as the input for the servo system. With the Servo locked to the simulator, 
the simulator clock frequency was varied from 4800 hertz to 5112 hertz. Ob- 
servation of the linear sweep in  relation to the sample pulse gave the resulting 
system phase e r ror ,  a total of 1.4 microseconds. 
In more concise terms,  for a A f  of 312 hertz, a 8 of 1.4 microseconds 
resulted. The d s s  per cycle is, 
.0045 microsecondsihertz s s  B 
On the basis of 100 hertz difference between the free-running clock frequency 
of the servo system and the airborne clock, the measured steady state phase 
e r ro r  was .45 microseconds. This is comparable to the .46 microseconds 
value obtained through theoretical considerations. 
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SECTION V 
CONCLUSIONS 
In the Introduction it was stated that mathematical model of the Servo 
Clock would quickly regain lock after an input disturbance. Calculations and 
test results show that the physical system performs, under transient condi- 
tions, almost identically to the ideal system. Under steady state conditions, 
the phase actuating e r ro r  is small, and could be reduced if high loop gain was 
introduced. With a higher loop gain, system parameters could be changed to 
maintain transient performance. 
In conclusion, it can be said that the design objectives of an automatic 
system with fast response and low actuating phase e r ro r  over a wide fre- 
quency have been met. 
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